基于FPGA的多通道雷达数据回放系统设计

doi:10.16180/j.cnki.issn1007-7820.2023.02.001

Abstract

Abstract:

In order to solve the problem of effective verification of radar real-time signal processing function and performance, a wideband and narrowband integrated radar echo playback system with multiple channels is designed and implemented. The system transfers the radar echo data to the real-time signal processing system according to the time sequence and data rate of the radar operation, so as to reproduce the target tracking scene and realize the effective verification of the real-time signal processing function and performance of the radar. The data playback system comprises a disk array server and two PCIe fiber boards. Based on the Xilinx series products, the PCIe DMA control process and response mechanism are further adjusted according to the system characteristics, and the high-speed batch transmission of radar echo data from the server to the fiber board is realized. According to the working mechanism of the radar and the echo data structure, the FPGA playback control state machine and related function modules are designed, and the radar echo data is transmitted from the optical fiber board to the real-time processing system in strict accordance with the working sequence and data rate of the radar. To ensure the synchronization between multiple boards when wideband and narrowband echo playback is carried out at the same time, the study proposes two methods based on software and hardware respectively. The test results show that the system realizes the synchronous playback of wide-band and narrow-band radar echo data between boards, each data type supports 6 parallel data channels, and the peak data playback rate can reach 1 920 MB·s^-1.The designed system can be directly integrated in the origin radar hardware platform, without adding extra circuit boards or cables, which has good generality and convenience. The system has been successfully applied in a multi-function phased array radar.

Key words: data playback, PCIe, DMA, FPGA, multi-channel, state machine, radar timing control, synchronization control

CLC Number:

TN913

ZHAO Yingxiao,SU Yang. Design of A Multi-Channel Radar Echo Playback System Based on FPGA[J].Electronic Science and Technology, 2023, 36(2): 1-7.

Figures/Tables 13

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

References 18

[1]	李靖舒, 高贵明, 廖卫东, 等. 相控阵雷达协同探测任务调度研究[J]. 现代防御技术, 2017, 45(6):95-100.
	Li Jingshu, Gao Guiming, Liao Weidong, et al. Cooperative detection task scheduling of multifunction phased array radars[J]. Modern Defence Technology, 2017, 45(6):95-100.
[2]	许德刚, 董巍, 穆文争. 复杂电磁环境下微弱目标探测技术研究[J]. 雷达科学与技术, 2015, 13(3):269-274.
	Xu Degang, Dong Wei, Mu Wenzheng. Research on weak target detection in complex electromagnetic environment[J]. Radar Science and Technology, 2015, 13(3):269-274.
[3]	郭建明, 谭怀英. 雷达技术发展综述及第5代雷达初探[J]. 现代雷达, 2012, 34(2):5-6.
	Guo Jianming, Tan Huaiying. Overview of radar technology development and initial study on the fifth generation of radar[J]. Modern Radar, 2012, 34(2):5-6.
[4]	Cui C L, Yang J, Zhang Y, et al. Design and implementation of moving target detection algorithm based on the multicore DSP[C]. Shanghai: Proceedings of the Progress in Electromagnetic Research Symposium, 2016.
[5]	杨千禾. GPU并行计算在雷达信号处理中的应用[J]. 软件导刊, 2021, 20(3):199-203.
	Yang Qianhe. Application of GPU parallel computing in radar signal processing[J]. Software Guide, 2021, 20(3):199-203.
[6]	Zhao Y X, You H L, Zhang Y. An FPGA-based direct sampling and digital processing system for wideband and narrowband radar signal[C]. Beijing: Proceedings of the Second International Conference on Computer Modeling,Simulation and Algorithm, 2020.
[7]	耿昭谦, 朱虎明, 李旭明, 等. 基于高性能计算的雷达信号处理研究综述[J]. 电子科技, 2021, 34(9):1-6.
	Geng Zhaoqian, Zhu Huming, Li Xuming, et al. A review: Radar signal processing based on high performance computing[J]. Electronic Science and Technology, 2021, 34(9):1-6.
[8]	Zhang J, Su T, Zheng J, et al. Novel fast coherent detection algorithm for radar maneuvering target with jerk motion[J]. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, 2017, 10(5):1792-1803. doi: 10.1109/JSTARS.2017.2651156
[9]	薛佳音. 基于ISAR的机动目标快速成像与识别技术研究[D]. 哈尔滨: 哈尔滨工业大学, 2020.
	Xue Jiayin. Research on ISAR-based fast imaging and recognition for maneuvering targets[D]. Harbin: Harbin Institute of Technology, 2020.
[10]	Li X, Cui G, Kong L, et al. Fast non-searching method for maneuvering target detection and motion parameters estimation[J]. IEEE Transactions on Signal Processing, 2016, 64(9):2232-2244. doi: 10.1109/TSP.2016.2515066
[11]	张力新. 雷达点目标实时回波模拟技术研究[D]. 哈尔滨: 哈尔滨工业大学, 2020.
	Zhang Lixin. Research of real time echo simulation technology for radar point target[D]. Harbin: Harbin Institute of Technology, 2020.
[12]	王宁. 一种通用雷达目标模拟器设计与实现[J]. 舰船电子工程, 2019, 39(1):44-46.
	Wang Ning. Design and implementation of a universal radar target simulator[J]. Ship Electronic Engineering, 2019, 39(1):44-46.
[13]	侯云飞. 基于FPGA的雷达采集回放系统设计与实现[D]. 西安: beoplay体育提现, 2017.
	Hou Yunfei. Design and implementation of radar acquisition and playback system based on FPGA[D]. Xi'an: Xidian University, 2017.
[14]	霍建东. 中频信号回放模块硬件电路设计[D]. 成都: 电子科技大学, 2019.
	Huo Jiandong. Hardware circuit design of IF signal playback module[D]. Chengdu: University of Electronic Science and Technology of China, 2019.
[15]	罗成. 基于PXI-e的中频信号采集与回放模块硬件设计[D]. 成都: 电子科技大学, 2018.
	Luo Cheng. Design of the IF signal acquisition and playback module based on PXI-e[D]. Chengdu: University of Electronic Science and Technology of China, 2018.
[16]	Xilinx. 7 Series FPGAs integrated block for PCI express v3.3 logiCORE IP product guide[EB/OL].(2020-07-08) [2021-08-04] https://www.xilinx.com/support/documentation/ip_documentation/pcie_7x/v3_3/pg054-7series-pcie.pdf.
[17]	Xilinx. Bus master performance demonstration reference design for the Xilinx endpoint PCI express solutions[EB/OL].(2015-4-3) [2021-08-04] https://www.xilinx.com/support/documentation/application_notes/xapp1052.pdf.
[18]	Zhao Y X, Zhang Y, Fan L J, et al. Design and implementation of the optical fiber control and transmission module in multi-channel broadband digital receiver[J]. Optoelectronics Letters, 2014, 10(5):369-373. doi: 10.1007/s11801-014-4109-4

Design of A Multi-Channel Radar Echo Playback System Based on FPGA

RichHTML

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

Figures/Tables 13

References 18

Related Articles 15

Metrics

Comments

Recommended 10

[1]	CHENG Biqian,LIU Guangzhu,XIAO Hao. Improved Montgomery Modular Multiplication Algorithm and FPGA Implementation [J]. Electronic Science and Technology, 2022, 35(7): 58-63.
[2]	YUAN Ziang,NI Wei,RAN Jingnan. Reconfigurable Convolutional Neural Network Accelerator Based on Winograd Algorithm [J]. Electronic Science and Technology, 2022, 35(12): 35-42.
[3]	ZHANG Fengyin,GAO Bo,JI Yawei. Multi-Task Traffic Management Algorithm Based on FPGA [J]. Electronic Science and Technology, 2022, 35(12): 43-48.
[4]	YUAN Qingqing,HU Xu,LIU Zhiyong,MA Ting,JIANG Quan. Servo Control for the Dual Three-Phase Permanent Magnet Synchronous Motor Based on FPGA [J]. Electronic Science and Technology, 2022, 35(12): 49-56.
[5]	WANG Chunhua,LI Bin,DU Gaoming,LI Zhenmin. Design and Implement of a High-Performance RLWE Cryptoprocessor [J]. Electronic Science and Technology, 2022, 35(11): 13-20.
[6]	CHEN Wenjie,SONG Yukun,ZHANG Duoli. Design of Matrix Decomposer Based on Improved QR Algorithm [J]. Electronic Science and Technology, 2022, 35(11): 21-28.
[7]	XU Hangfan,LIU Cong,TANG Jiangang,PENG Dunlu. Accelerated Spectral Clustering Based on Improved Landmark Selection [J]. Electronic Science and Technology, 2021, 34(5): 47-53.
[8]	GU Wei,LI Feifei,CHEN Qiu. Pedestrian Detection Algorithm Based on Multiple Feature Fusion [J]. Electronic Science and Technology, 2021, 34(5): 29-34.
[9]	GONG Jialiang,TANG Qingshan,BAI Chuang. Design of Efficiency Parallel HDMI 2.0 Encoder Based on FPGA [J]. Electronic Science and Technology, 2021, 34(4): 34-40.
[10]	YAN Zijie,WANG Jingmei,CHEN Zhuo,LIU Yu. Implementation of Software Programmable FPGA Network Measurement Engine Technology [J]. Electronic Science and Technology, 2021, 34(2): 27-32.
[11]	ZHOU Xuan,SHI Wei. Research on Low Power and High Precision Temperature Multichannel Acquisition Technology [J]. Electronic Science and Technology, 2020, 33(8): 46-52.
[12]	WANG Chunjiang,LI Peng. Design of Moving Target Detection System Based on ZYNQ [J]. Electronic Science and Technology, 2020, 33(5): 82-86.
[13]	SHI Weizhong,CAO Weiwei,FAN Yanming,DONG Jiajun,CHEN Shu,XIAO Hao. FPGA-Based Real-Time Edge Detection and its Implementation for Deep-Space Images [J]. Electronic Science and Technology, 2020, 33(5): 45-49.
[14]	XIE Zhixuan,YAO Hongbing,FAN Ning,CHEN Feng. Connected Domain Label Detection Algorithm for Multi-target Lens [J]. Electronic Science and Technology, 2020, 33(4): 50-54.
[15]	ZHAO Nengwu,LU Hongmin,XU Tao,HU Kuan,HE Chuanxia,MENG Xiaojiao. Design of Signal Source for Perimeter Intrusion Detection System Based on AD9910 [J]. Electronic Science and Technology, 2020, 33(1): 1-5.